Claims

[c1] What is claimed is:

1.A clock and data recovery circuit (CDR) generating a recovery clock according to an input data and a reference clock corresponding to the input data, the CDR comprising:

a phase shifter generating M discrete clocks at different phases according to the reference clock;

a data sampler generating a select signal according to the input data and the M discrete clocks;

a primary phase selector outputting two consecutive discrete clocks and at least one interpolated clock with a phase between the phases of the two consecutive discrete clocks, according to the select signal;

a multiplexer selecting one of the two consecutive discrete clocks or the interpolated clock to be a selected output clock;

a phase detector receiving the selected output clock to be the recovery clock, and outputting an advanced calibration signal if the recovery clock leads or lags the input data;

an advanced phase selector receiving the advanced calibration signal, and transmitting the phase select signal to the multiplexer for adjusting the selection of the selected clock, and a primary calibration signal to the primary phase selector for adjusting the two consecutive discrete clocks and at least one corresponding interpolated clock.

- [c2] 2.The CDR of claim 1, wherein the phase shifter is an analog phase-locked loop (APLL).
- [c3] 3.The CDR of claim 1, wherein the phase shifter is a de-lay-locked loop (DLL).
- [c4] 4.The CDR of claim 1, wherein the data sampler comprises M edge-triggered flip-flops, the input data is input to clock input ends of the M edge-triggered flip-flops, and the M discrete clocks are input to data input ends of the M edge-triggered flip-flops, respectively.
- [05] 5.The CDR of claim 4, wherein the edge-triggered flip-flops are D flip-flops.
- [06] 6.The CDR of claim 1, wherein the recovery clocks can be used to trigger the input data in order to generate a recovery data.
- [c7] 7.The CDR of claim 1, further comprising a counter connected between the data sampler and the phase detector for ensuring the stability of the input data and then in-

putting the input data to the data sampler.

- [08] 8.The CDR of claim 1, wherein when the recovery clock lags the input data, the advanced calibration signal is output as plus 1, and when the recovery clock leads the input data, the advanced calibration signal is output as minus 1.
- [c9] 9.The CDR of claim 8, wherein the phase select signal of the advanced phase selector is modified according to the advanced calibration signal; and when both the two consecutive discrete clocks and the interpolated clock selected by the multiplexer according to the phase select signal lag or lead the input data, the advanced phase selector outputs the primary calibration signal.
- [c10] 10.The CDR of claim 8, wherein the primary phase selector is comprised of a plurality of inverters, and at least one interpolated clock can be formed by the two consecutive discrete clocks using inverters having different width/length (W/L) proportions.